The industry-reference IP Core provider of LDPC, Polar and Turbo solutions
TurboConcept logo
  • Home
  • Products
  • Services
  • About us
  • Contact

  • Latest news

    TurboConcept and Lomicro Information Technology today celebrate two years of successful collaboration
    April 3rd, 2023

    New IP Core available : LTE/NR small block lengths decoder
    March 30th, 2023

    TurboConcepts successfully completes research project FlexDEC-5G for designing FEC decoders for 5G
    October 2nd, 2020

    Improved 5G LDPC and Polar solutions are available from TurboConcept for FPGA and ASIC implementation.
    January 27th, 2020


    View more...

    Contact us
    for more information info@turboconcept.com

    Products > Broadband wireless > tc5300

    5G Polar encoder/decoder

    Product code: TC5300

    TC5300 is an efficient Polar encoder/decoder Core solution compliant with 3GPP NR (5G) specifications. The Core is fully validated and has been selected by several early adopters for their 5G SoC. Uplink and Downlink specs are covered.

    Applications:

    • 3GPP NR (5G) base station
    • 3GPP NR (5G) terminal

    Functional specifications (Downlink):

    • CRC handling, with scrambling mask, configurable LFSR init.
    • Interleaver for distributed CRC
    • Polar encoding/decoding
    • Sub-block interleaver
    • Bit selection covering shortening, puncturing and repetition

    Functional specifications (Uplink):

    • CRC handling
    • Parity Check handling
    • Polar encoding/decoding
    • Sub-block interleaver
    • Bit selection covering shortening, puncturing and repetition
    • Triangular bit interleaver

    Core features:

    • Fully validated Cores (comprehensive factory tests, independant verifications)
    • Uplink/Downlink support selectable prior synthesis
    • Near optimal error decoding performance with List Successive Cancellation decoder
    • Selectable List Size (prior synthesis)
    • Dynamic throughput vs error decoding performance trade-off
    • Comprehensive monitoring information, incl. metrics for False Alarm Rate improvement
    • AXI4-stream interfaces
    • Frame-by-frame on-the-fly configuration
    • Very high clock frequency achieved on ASIC and FPGA

    Related Cores: