The industry-reference IP Core provider of Turbocodes and LDPC solutions
TurboConcept logo
  • Home
  • Products
  • Services
  • About us
  • Contact

  • Latest news

    High throughput / Low latency Viterbi decoder for LTE, WiFI and WCDMA
    June 19th, 2017

    New Flexible LDPC encoder/decoder Cores
    June 19th, 2017

    LTE Cat-0 turbo decoder now available
    May 17th, 2016

    2.5 Gbit/s DVB-S2X FEC encoder now available
    February 2nd, 2016


    View more...

    Contact us
    for more information info@turboconcept.com

    Tel: +33 2 98 05 63 80

    Products > Broadband wireless > tc7000_lte

    LTE turbo decoder

    Product code: TC7000 LTE

    TC7000-LTE is a convolutional turbo code (CTC) decoder optimized for FPGAs. Its unique pipe-line architecture enables to reach very high clock frequencies on high end FPGAs. It offers several algorithm options to meet various trade-offs between error correction performance versus Core complexity.

    The decoder architecture is very flexible and offers several levels of throughput for different complexity throughput requirements. Throughput depends on the selected device and vary with the block size and number of iterations. Typical figures with 4 decoding iterations are given below for high end FPGAs.

    • 1-processors Core: 40 Mbits/s
    • 2-processors Core: 70 Mbits/s
    • 4-processors Core: 140 Mbits/s
    • 8-processors Core: 250 Mbits/s

    Functional coverage:

    Compliant with 3GPP-LTE (36.212):
    • block sizes range: 40 to 6144 bits
    • rate matching: insertion of NULL bits, sub-block deinterleaving, bit collection
    • CRC decoding

    Features:

    • Near floating point error correction performance
    • High throughput Max-Log-MAP algorithm
    • Efficient and flexible optional Log-MAP algorithm
    • Multi-processor architecture, several throughput levels selectable before synthesis - from 75 to 300 Mbits/s decoded
    • Optimal iteration stopping feature for reducing average number of iterations without performance degradation
    • On-the-fly change of block length and number of iterations
    • Low latency
    • No external memory required
    • Available on all popular Xilinx, Altera and Lattice devices
    • FPGA proven

    Related Cores: