2018
| 5G LDPC and Polar solutions are available from TurboConcept for FPGA and ASIC implementation.
Our products have been extensively tested and validated with several early adopters during H1/2018 and have reached production-level maturity. We propose a comprehensive set of hardware accelerators for LDPC and Polar encoding/decoding. Our products are scalable in throughput and functional coverage, and offer a full set of ancillary features to meet the most demanding SoC requirements. |
2017
| 5G implementations for LDPC and Polar encoder/decoder Cores are being ready as the 3GPP specification finalizes. Our Cores cover FEC, Rate matching, HARQ combining and CRC check. Please contact us to receive more information. |
| A new Viterbi decoder Core covering LTE and WiFi (and optionally WCDMA) (TC1720) is available from TurboConcept. The Core offers a comprehensive functional coverage including rate matching, Viterbi decoding and CRC check for both WiFi and LTE phy layers. The Core implements a new architecture allowing to reach very efficient throughput and latency levels with a small silicon area. The Core is silicon proven. |
| Addressing early 5G applications, a flexible LDPC encoder / decoder Core covering a very large range of quasi-cyclic LDPC codes (TC5100) is now available. The Core covers essentially all possible Quasi-Cyclic LDPC codes, with expansion factors ranging from 2 to 1024 and arbitrary base graph. The Core integrates ancillary functions : a flexible rate matching scheme, HARQ combining, soft-output and channel quality estimation. |
2016
| A small footprint, low power LTE Cat-0 turbo decoder (TC1770) is now available. The Core covers inverse bit-selection, HARQ combining, sub-block deinterleaver , turbo decoding and CRC check with a very small footprint and power consumption budget. The Core targets LTE Cat-0 and Cat-M applications, and is based on our silicon-proven TC1700 engine. |
| A very high throughput DVB-S2X FEC encoder Core (TC4050) is now available. The Core can reach payload bitrates up to 2.5 Gbits/s ( equivalent baud rates > 600Mbaud). The Core implements a very efficient parallel architecture for BCH and LDPC processing. It is fully validated and available on FPGA and ASIC targets. |
< Previous news
Next news >